Single channel HDLC controller IP-core

Optimised for toll road collection (ETC)

**Features**
- Fully synchronous design, clocked on rising clock edges
- Asynchronous reset
- Fully registered, synchronous interfaces
- Full duplex transmission/reception
- Frame checking sequence in hardware (CRC-16)
- Hardware recognised/added flag pattern ‘01111110’
- Simple CPU interface:
  - Separate 8-bit data buses for data input and output
  - 4-bit address bus
  - Single chip select
  - Single read/write signal
- User selectable configurations:
  - Transmitter only
  - Receiver only
  - Individual data encoding/decoding: NRZ or NRZI
  - Transmitter preamble of 9 ‘1’s and 8 ‘0’s
  - Transmitter postamble of 8 ‘1’s
  - Transmitter interrupt after end flag
  - Receiver interrupt after end flag
  - Indication of Transmitter FIFO underrun
  - Indication of Receiver FIFO overrun
- Address filter:
  - 1 or 4 bytes private address filtering
  - 1 user selectable broadcast address
  - Approx. 5000 gates in 0.35 μ @ 50 MHz

**Overview**

The Single Channel HDLC Controller Core developed by DELTA is a basic HDLC core that is easily implemented in any system. It is a high performance core module for bit-oriented data transmission such as Electrical Toll Collection.

It contains a 16-bit Frame Checking Sequence (FCS), flag insertion/detection, zero insertion/deletion, and abort generation/detection. It is designed with advanced features such as transmitter/receiver FIFOs, address field recognition, and frame length count. The core has a CPU interface which easily can be adapted for a wide range of microprocessor interfaces.

The CPU Figure (next page): Frame Format controls the HDLC controller through registers inside the HDLC controller.

The core can be configured to contain either a receiver or a transmitter or both. The controller includes two types of encoding/decoding which are individually configurable for the receiver and transmitter. The types are NRZ and NRZI coding. Clock generation and clock recovery are kept outside the scope of the HDLC core.

The frame format is shown in below. The transmitter is transmitting the pre- and postambles as specified, and the receiver is ignoring the pre- and postamble fields.

**Deliverables**
- Fully synthesizable VHDL-RTL source code
- Test bench
- User documentation
- Synopsys synthesis script

---

**Frame Format**

- Preamble: 9 ‘1’ + 9 ‘0’
- Start flag: 0x7e
- Address: 1-4 octets
- Data: 0-124 octet
- FCS: 2 octets
- End flag: 0x7e
- Postamble: 8 ‘1’
For further information please contact us
asic@delta.dk