Overview
DELTA is one of the leading European providers in development of high-quality digital and mixed-signal ASICs. Since 1984, we have been helping companies bringing their ideas to the real world, developing ASIC products with focus on meeting and exceeding our customer requirements.

A vast amount of successful ASIC projects have been developed by DELTA’s professional design team and been deployed in systems and products worldwide. Utilising best-in-class tools and our veteran team in Europe, we guarantee faster time-to-market of smaller, more robust, more profitable ASIC products.

Extensive experience
With several decades of combined experience in the international ASIC industry, DELTA provides unmatched technical excellence and expertise.

Our teams in Denmark and the UK have more than 500 man years of ASIC design and production know-how. We apply this wealth of experience carefully throughout projects, to ensure clients of right-first-time results.

Market types
We are experts in mixed-signal, ultra-low power chips. Our core competences are:

- Mixed-signal & RFID
- Low power & medical
- Optical & sensors

A complete chain of design tools
DELTA has invested in the complete tool chain for ASIC projects. This comprehensive capability allows us to provide the complete end-to-end service for our clients.

Our design tools include

- Synopsis Design Compiler™
- Cadence analog, digital and mixed-signal tool suites including Encounter™ place & route and Conformal™ formal verification
- Mentor Graphics DftAdvisor, FastScan and FlexTest tools (can be used with any digital flow)

Development with focus on verification
DELTA makes extensive use of scripts, which allow easy modifications. The design can then be automatically regenerated to make sure that changes do not introduce new errors. Verification steps are enforced at several points in the design cycle.
A key parameter in the speed and success of DELTA’s ASIC design service is the availability of a library of proven functional circuit blocks which significantly reduce the risk and cost involved in an ASIC/SoC project - and shorten time-to-market. Our IP library includes digital and analog cores. DELTA has also partnerships with a number of specialist design houses, which have their own proven IP libraries for wireless, analog and deep sub-micron projects.

The phased development approach
Our design methodology is based on a phased approach, where we, for each phase hold a gate review with you including a risk assessment revised throughout the project. Our flexibility allows a variety of entry points into the phased model, depending on your capabilities.

A typical entry point is a feasibility phase, with (preliminary) requirements spec, VHDL / Verilog code hand-off or RTL hand-off. A project manager will be assigned to carry your project from start to volume production hand-over.

DELTA V-model
DELTA is utilising its proven V-model development procedure (see illustration) to guarantee a predictable path to success.

The important aspect of this development model is that it emphasises the early activities associated with the latent activities and therefore taking into account all project aspects from birth to delivery. For example, we ensure that the test specifications of the individual components, subsystems and products are developed at an early stage. This prevents development defects which are time-consuming and expensive to correct at a later stage in the development process.

For further information please contact us
asic@delta.dk